收藏本站
71M6543F/71M6543G Data Sheet
In normal operation, the WDT is reset by periodically writing a one to the WD_RST control bit I/O RAM
0x28B4[7]) . The watchdog timer is also reset when the 71M6543 wakes from LCD or SLP mode, and
when ICE_E=1.
3.4
Wake-Up Behavior
As described above, the part always wakes up in MSN mode when system power is restored. As stated
in 3.2 Battery Modes, transitions from both LCD and SLP mode to BRN mode can be initiated by a wake-
up timer timeout, when the pushbutton (PB) input is activated, a rising edge on SEGDIO4, or a high logic
level on SEGDIO52 or SEGDIO55, or by activity on the RX or OPT_RX pins.
3.4.1
Wake on Hardware Events
The following pin signal events wake the 71M6543 from SLP or LCD mode: a high level on the PB pin, either
edge on the RX pin, a rising edge on the SEGDIO4 pin, a high level on the SEGDIO52 pin, or a high level on
the SEGDIO55 pin or either edge on the OPT_RX pin. See Table63forde-bouncedetailsoneachpinand
for further details on the OPT_RX/SEGDIO55 pin. The SEGDIO4, SEGDIO52, and SEGDIO55 pins must
be configured as DIO inputs and their wake enable ( EW_x bits) must be set. In SLP and LCD modes, the
MPU is held in reset and cannot poll pins or react to interrupts. When one of the hardware wake events
occurs, the internal WAKE signal rises and within three CK32 cycles the MPU begins to execute. The
MPU can determine which one of the pins awakened it by checking the WF_PB , WF_RX , WF_SEGDIO4 ,
WF_DIO52 , or WF_DIO55 flags (see Table 63 ).
If the part is in SLP or LCD mode, it can be awakened by a high level on the PB pin. This pin is normally
pulled to GND and can be connected externally so it may be pulled high by a push button depression.
Some pins are de-bounced to reject EMI noise. Detection hardware ignores all transitions after the initial
transition. Table 63 shows which pins are equipped with de-bounce circuitry.
Pins that do not have de-bounce circuits must still be high for at least 2 μs to be recognized.
The wake enable and flag bits are shown in Table 63 . The wake flag bits are set by hardware when the
MPU wakes from a wake event. Note that the PB flag is set whenever the PB is pushed, even if the part
is already awake. Table 65 lists the events that clear the WF flags.
In addition to push buttons and timers, the part can also reboot due to the RESET pin, the RESET bit (I/O
RAM 0x2200[3]) , the WDT, the cold start detector, and E_RST. As seen in Table 63 , each of these
mechanisms has a flag bit to alert the MPU to the source of the wakeup. If the wakeup is caused by
return of system power, there is no active WF flag and the VSTAT[2:0] field ( SFR 0xF9[2:0]) indicates that
system power is stable.
Table 63: Wake Enable and Flag Bits
Wake Enable
Name Location
Wake Flag
Name Location
De-bounce
Description
WAKE_ARM
EW_PB
EW_RX
EW_DIO4
EW_DIO52
EW_DIO55
28B2[5]
28B3[3]
28B3[4]
28B3[2]
28B3[1]
28B3[0]
WF_TMR
WF_PB
WF_RX
WF_DIO4
WF_DIO52
WF_DIO55
28B1[5]
28B1[3]
28B1[4]
28B1[2]
28B1[1]
28B1[0]
No
Yes
2 μs
2 μs
Yes
Yes
Wake on Timer.
Wake on PB.*
Wake on either edge of RX.
Wake on SEGDIO4.
Wake on SEGDIO52.*
OPT_RXDIS = 1: Wake on DIO55 with
64 ms de-bounce.*
OPT_RXDIS = 0: Wake on either edge
of OPT_RX with 2 μs de-bounce.
OPT_RXDIS: I/O RAM 0x2457[2]
Always Enabled
Always Enabled
Always Enabled
WF_RST
WF_RSTBIT
WF_ERST
28B0[6]
28B0[5]
28B0[3]
2 μs
No
2 μs
Wake after RESET.
Wake after RESET bit.
Wake after E_RST.
(ICE must be enabled)
v2
81
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
71M6545-IGT/F IC ENERGY METERING
720-10007-00300 CBL D-SUB 9PIN FMAL-25PIN FML 3M
720-10010-00025 CBL DSUB 9PIN FML-25PIN MAL .25M
720-10020-00300 CBL DSUB 9PIN FML-9PIN MALE 3M
720-10021-00300 CBL DSUB 9PIN FML-9PIN FEMAL 3M
72231-0881 8 POS T/P SHLD 4 GR ASSY
7250B PANEL KIT BOTTOM FOR R-1220 CASE
731-10061-00200 CBL DSUB HD 15FEMAL-15MALE 2.0M
相关代理商/技术参数
71M6543F-IGTR/F 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6543FT-IGT/F 制造商:Maxim Integrated Products 功能描述:ENERGY METER ICS - Rail/Tube
71M6543FT-IGTR/F 制造商:Maxim Integrated Products 功能描述:3-PHASE SOC, 64KB FLASH, PRES TEMP SENSOR - Tape and Reel
71M6543G 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Selectable Gain of 1 or 8 for One Current Energy Meter ICs Metrology Compensation
71M6543GH 制造商:未知厂家 制造商全称:未知厂家 功能描述:电表IC
71M6543GHT-IGT/F 制造商:Maxim Integrated Products 功能描述:3-PHASE, 128KB, PRES TEMP SENSOR, HI PREC - Bulk
71M6543GHT-IGTR/F 制造商:Maxim Integrated Products 功能描述:3-PHASE, 128KB, PRES TEMP SENSOR, HI PREC - Tape and Reel
71M6543G-IGT/F 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel